Para-Pipe: Exploiting Hierarchical Operator Parallelism of ML Computational Graphs on SoCs

Paper recorded by Signals 4 on 2026-09-03 in cs.LG. Abstract reproduced from arXiv; link to the original below.

Published 2026-09-03 on arXiv · recorded by Signals 4 on 2026-09-04

Category: cs.LG · 机器学习 · first seen 2026-09-04

Abstract

As edge-based deep learning applications become more complex, optimizing performance on heterogeneous System-on-Chips (SoCs) presents unique challenges. Traditional pipelining techniques distributing the computation across different on-chip processing units, while effective for throughput, do not address the latency demands posed by modern neural networks with complex interdependencies and extensi

Read on arXiv →